RETAC

www.utia.cas.cz/zs

Reconfigurable Testing Accelerator

SoC with BISTE

Motivation

- Modern integrated circuits are more susceptible to faults.
- Circuit complexity is increasing, SoC are more often used.
- Testing of circuits is more difficult, more time-consuming and more expensive.

11

Use Built-in Self Test Equipment (wrappers, scan chains) and compressed test patterns to reduce cost and time needed for testing.

Project Goals

- Create a new technology for diagnosing SoC-type digital circuits - prototype and methodology.
 - Wrappers are based on the RESPIN architecture (IEEE P1500 compliant)
 - Test patterns are compressed using the COMPAS tool
- Speed up fault simulation by utilization of dynamic reconfiguration in FPGA

RECONFIGURATION

HW fault injector in Atmel FPSLIC

UTIA, Dept.of Signal Processing

Pod Vodárenskou věží 4 182 08 Praha 8, CZE

STATUS

TESTER

TESTED

Results (first 6 months)

SRAN

RESULTS

DATA

UT /

Reconf. data



RESPIN architecture



Diagnostic system in Atmel FPSLIC



Technical University of Liberec Hálkova 6 461 17 Liberec, CZE http://www.fm.vslib.cz/~kes/

http://www.utia.cas.cz/ZS Project duration: 1.1.2005 - 31.12.2008 This work was supported by the Academy of Sciences of the Czech Republic under project no. 1QS108040510. © 2005 UTIA/CAS.





Fault emulation

Modeled fault (SEU)