

### The Use of High Temperature Solders in Semiconductor Industry

COST MP602 Genoa, 21-02-2008

Pascal Oberndorff NXP Semiconductors Operations Back-End Innovation Nijmegen, the Netherlands



### Content

- NXP Semiconductors
- Basics of how to Package Semiconductors
- Process of High Pb solder usage
- Materials used in combination with High Pb solder
- Requirements for alternative (Pb-free) compositions
- New Developments



# **NXP Semiconductors**


- Established in 2006 (formerly a division of Philips)
- Builds on a heritage of
  50+ years of experience in semiconductors
- Provides engineers and designers with semiconductors and software that deliver better sensory experiences
- Top-10 supplier with Sales of € 4.960 Bln (2006)
- Sales: 35% Greater China, 31% Rest of Asia, 25% Europe, 9% North America
- Headquarters: Eindhoven, The Netherlands
- Key focus areas:
  - Mobile & Personal, Home, Automotive & Identification, Multimarket Semiconductors
- Owner of NXP Software: a fully independent software solutions company





### Strong customer base

50+ direct customers accounting for approximately 70% of sales







# IC Manufacturing Operations (IMO Backend)

- Manufacturing base
  - 5 wholly owned assembly & test factories + 3 small European test centers
  - 10000 employees
- Production volume
  - 6 billion products per year, 190 billion pins per year
  - additional 15-20% outsourced

# **Discrete Manufacturing (IS&O)**

- Manufacturing base
  - 3 wholly owned assembly & test factories
  - 4500 employees
- Production volume
  - 42 billion products per year, 125 billion pins per year
  - additional 10% outsourced



# IMO assembly and test sites



APP3 Cubayao

SO, T/SSOP, DIP, IC-Modules

APB Bangkok

### APC Calamba



APK Kaoshiung



#### **APS** Suzhou

+ 15% outsourcing - ASE - Amkor - NSEB






# Basics of how to package semiconductors

(Back End Process)




### Flowchart (leadframe based packages)






# Wafer preparation (Grinding/Etching and Sawing)







Before Qua

After Qua

- Function: Connect the Silicon Chip (Die) to Leadframe
- Process:
  - glue: silver filled PI /epoxy = stress / cure

Temperature Profile

육 영 Time/Sec


- Soft solder: discrete/power packages
- process : stamp transfer / dispensing
- cure : oven / hotplate

Degree C 420


320

270 220

120









COMPANY CONFIDENTIAL XP Operations Back End Innovation 21/02/2008

# Wirebonding


- Function: Connect chip to leadframefingers
- Process:
  - ball-wedge process (Au-wires, plastic)
  - wedge-wedge process (Al-wires, ceramic)
  - bondpad / bondpad-pitch design rules
  - process roadmap




wire bond movie











- Function: ensure that package can connect to outside world (can be soldered)
  - Electroplating composition
    - Ni/Pd/Au (preplate)
    - Matte Sn


#### Marking:


- Ensure identification for traceability
  - Lasermark














### **Process Summary**







### **Process of High Pb solder usage**

Die attach/ Die bond



### **Die Attach**

- Multiple Options available
- Within IC manufacturing mainstream is Epoxy die attach
  - Ag particle filled Epoxy
- However, for Power Devices Solder is used
  - heat capacity of connection is important
- Discrete Semiconductors with 'small' dies also use Solder die attach
  - Small effect of CTE mismatch between die and leadframe



### Applications with solder die bond


- DC/DC Converters
- Notebook computers
- Desktops and servers
- High Frequency Applications
- Electronic Diesel Control for automotive









### **Die Bond Process Example: Equipment**























### Internal Package Construction (discrete device)






# **Specifications**

- Before reflow
  - Die placement
  - Die rotation
  - Clip placement
  - Clip rotation
- After reflow
  - Die placement
  - Die rotation
  - Clip placement
  - Clip rotation +/-5deg
  - Clip tilt
  - **BLT**
  - Solder Coverage
  - Void
    - Single void
    - **Total void** •
- 100%
- < 3%
- <5%









Pascal Oberndorff, NXP Operations Back End Innovation

21/02/2008

#### **Clip placement**





<2.5deg

+/-50um

+/-2deg

+/-50um


+/-3deg

>15um


# Dimensional Example (3.9 x 2.8mm die size)

**Leadframe** 

Die



- Diameter should be within 1.6±0.1mm.
- Bond Line Thickness will be 40±10um




- Diameter should be within 1.36±0.1mm.
- Source Bond Line Thickness will be 20±5um



### Remarks


- In this example solder paste was used, not always applicable
- Flux in the paste can have a corrosive action on die top surface
- Flux also causes voiding, which is undesirable in case the die attach is used as a thermal conductive pad (power packages)
   Increase in Rth as a function of perc. voids in layer (for all layer thicknesses the same)



 In cases where no flux can be used die attach is doen under protective atmosphere (forming gas)



### **Die attach Process in action**







### Materials used with High Pb solder



# **Bonding metals**

Leadframe:

- 1. Cu- alloy (possibly Ag spot plated)
- 2. NiFe

Die backside:

- 1. TiNiAg
- 2. NAT (AuGe/Ni/Ti/Au)



### **Common leadframe materials and properties**


ALLOY	COMPOSIT ION NOMINAL X	DENSIT Y glcc	THERMAL EXPANSIO N 1/*C	TEMPER		RESTIVITY		ELASTIC MODULUS	TENSILE STRENGTH	YIELD STRENGTH	ELONGATION	HARDNESS
					V/m°C 20°C - 200°C	u ohm"cm	% IACS	Gpa	MPa	Mpa (NOMINAL)	% in 50mm	HV
ALLOY42	Fe Ni 41 Mn .8	8.1	4.3	¼₂Hard	11	66.3	3%	156	620 - 724		3%	
	Co.5			۲₄Hard	11	66.3	3%	156	690 - 828		1%	
C151	Cu Zr 0.1	8.94	17	₩Hard SOJ & PLCC	360	1.9	95%	120.7	325-385	345	5% Min	100 - 120
C194	Cu Fe 2.35 P 0.03 Zn 0.12	8.92	17.1	Hard SOIC & PLCC	277	2.54	60%	120.7	415-480	415	4% Min	125 - 145
				Spring(RA) DIP	277	2.54	60%	120.7	480-525	435	4% -8%	140 - 155
				ExSpring(RA) DIP & QFP	277	2.54	60%	120.7	530-570	470	5% Min	150 - 165
C7025	Cu Ni 3.0 Si 0.65 Mg 0.15	8.8	17.2	TR02 QFP & TSSOP	170	4.3	45%	131	605 Min.	550-655	6% Min	180 - 220
				TR04 Fine pitch wł thinner L/F material	133	4.9	35%	131	790 Min	750-850	1% Nom	250 Nom
EFTEC-3	Cu Sn 0.15	8.9	17.3	¶,Hard	360		90%	118	216-294		25% Min	65 - 100
CDA14410				¶₂Hard	360		90%	118	255-333		15% Min	75 -110
				Full Hard	360		90%	118	314-392		5% Min	95 - 130
EFTEC-64T CDA18040	Cu	8.9	17	¶₄Hard	301		75%	127				
	Cr 0.3			¥₂Hard	301		75%	127	490-588		10% Min	160 - 195
	Sn 0.25 Zn 0.2			Full Hard	301		75%	127	539-637		5% Min	165 - 200



# **Function of Single Metals in Stack - Ag**

#### Silver (Ag) 150nm

- Corrosion prevention of Nickel (Ni)
  - Needs to be verified in detail
  - Low thickness is preferable in wafer production
    - Etch ability, wafer bow
- Ag has already saturation level in solder paste
  - PbSnAg
  - Some competitors use thicker Ag
  - Thickness can't be measured in cross section since Ag dissolves in the solder






## Function of Single Metals in Stack -Ni

#### Nickel (Ni) 300nm

- Serves as metal to be soldered on
  - No intermetallic with lead (Pb) and limited in Ag
  - Only intermetallic with Tin (Sn) at Tm>794°C
- Prevents ions from diffusing into active area
  - Leakage currents in reverse condition






## Function of Single Metals in Stack -Ti

#### Titanium (Ti) 100nm

- Implemented for good adhesion
  - On GOV (Si<sub>3</sub>N<sub>4</sub>) and on metal (here Al)
  - Reduces oxidation on AI (Al<sub>2</sub>O<sub>3</sub>)
  - Therefore improves serial resistance
  - Builds intermetallic with Ni and Al





### Solder materials in use and properties

Within NXP the following materials are used for die attach solder

Material	Composition	Melting range (°C)	Density (g/cm³)	CTE (×10 <sup>-6</sup> /K)	Thermal Cond. (W/m°K)	Electrical Cond. (x10-6/W/m)	Elongation (%)	Young's modulus (GPa)	Tensile strength (Mpa)
J-alloy	<b>SnA</b> g25 <b>Sb</b> 10	228-395	7.8	19	55	6.5	1-4	23	80-120
PASN	PbAg3Sn5Ni0.2	301-309	11.04	-	34.6	-	15-20	5.5	~35
PAS	PbAg2.5Sn2	299-304	11.17	28.8	53	5.5	40-45	20	27-30
PAS	PbAgl.5Snl	309	11.32	30	44	4.7	30-40	-	22-28

The Pb-free J-alloy can not always be used.....



### Solder materials on the market


	Alloy	Solidus	Liquidus	Common Name	Differentiating Property
	Sn5, Pb95	308°C	312°C	Sn5	High-temp solder
	Sn10, Pb88, Ag2	267°C	290°C	10-88-2, Sn10	High-temp solder
	Sn5, Pb92.5, Ag2.5	287°C	296°C	151	High-temp solder
	Sn5, Pb85, Sb10	245°C	255°C		Creep resistant
	Sn65, Ag25, Sb10	233°C	233°C	J-Alloy	Pb-free, high tensile strength
<b>→</b>	Sn95, Sb5	235°C	240°C	Sb5	Pb-free
	Au80, Sn20	280°C	280°C	AuSn Eutectic	Pb-free, eutectic
	Sn2, Pb95.5, Ag2.5	299°C	304°C		Low Sn
	Sn1, Pb97.5, Ag1.5	309°C	309°C		Low Sn, eutectic
<b>→</b>	Sn96.5, Ag3.5	221°C	221°C	Sn96	Eutectic
	60Pb, 40In	197°C	231°C		In adds fatigue resistance
	75Pb, 25In	240°C	260°C		In adds fatigue resistance
	81Pb, 19In	260°C	275°C		In adds fatigue resistance
	92.5Pb, 5ln, 2.5Ag	300°C	310°C		In adds fatigue resistance
	Sn10, Pb90	275°C	302°C		High-temp solder

Pb-free alloys are available!!!!!! However.....



### **Available Alternatives**

- AuSn Eutect Cost!!!
  - Too expensive to use!
  - Environmental impact?
- Sn based J-alloy / SnSb5/SnAg3.5
  - Too low melting point
  - Pb-free soldering moved peak temperature during board assembly to 260 °C










# **Requirements for Alternative Die Attach (1)**

Some of the required properties are mentioned below


- Non toxic
- ▶ Good mechanical strength (At least up to 150 °C)
- Process temperature that will not affect the die function (<400 °C)</p>
- Thermally stable to > 270 °C
- Stress absorption from thermal expansion mismatch between the die and substrate





# **Requirements for Alternative Die Attach (2)**

- Joint fatigue resistance mechanical and thermal
- Electrical/thermal conduction
- Chemical inertness with low outgassing
- Ability to automate current process





### **New Developments**

- ZnAI
  - Corrosion issue
  - http://www.oerlikon.com/ecomaXL/index.php?site=ESEC\_EN\_tp\_soft\_sold er
- BiAg
  - Low thermal conductivity?
  - www.oerlikon.com/ecomaXL/get\_blob.php?name=leadfree\_paper\_semi\_c hina\_2002\_02.pdf&download=1 -
- CuSn
  - Solidification, process parameters
  - http://techon.nikkeibp.co.jp/english/NEWS\_EN/20080201/146818/



Thank You for your Attention